"High-speed, low-power, bipolar standard cell design methodology for Gbit/s ..."

Keiichi Koike et al. (1998)

> Home

Details and statistics

DOI: 10.1109/4.720400

access: closed

type: Journal Article

metadata version: 2022-07-05

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/KoikeKOTKI98
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/KoikeKOTKI98
Keiichi Koike, Kenji Kawai, Akira Onozawa, Yuichiro Takei, Yoshiji Kobayashi, Haruhiko Ichino:
High-speed, low-power, bipolar standard cell design methodology for Gbit/s signal processing. IEEE J. Solid State Circuits 33(10): 1536-1544 (1998)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.