"A 33.6-to-33.8 Gb/s Burst-Mode CDR in 90 nm CMOS Technology."

Lan-Chou Cho et al. (2009)

> Home

Details and statistics

DOI: 10.1109/JSSC.2008.2012326

access: closed

type: Journal Article

metadata version: 2020-08-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/ChoLHL09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/ChoLHL09
Lan-Chou Cho, Chihun Lee, Chao-Ching Hung, Shen-Iuan Liu:
A 33.6-to-33.8 Gb/s Burst-Mode CDR in 90 nm CMOS Technology. IEEE J. Solid State Circuits 44(3): 775-783 (2009)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.