"Speed-area-power optimization for DCFL and SDCFL class of logic using ring ..."

K. Eshraghian et al. (1991)

> Home

Details and statistics

DOI: 10.1016/0165-6074(91)90326-O

access: closed

type: Journal Article

metadata version: 2022-10-20

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jsa/EshraghianSCN91
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jsa/EshraghianSCN91
K. Eshraghian, Roberto Sarmiento, Pedro P. Carballo, Antonio Núñez:
Speed-area-power optimization for DCFL and SDCFL class of logic using ring notation. Microprocessing and Microprogramming 32(1-5): 75-82 (1991)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.