"Modeling and Optimization of Nano-Scale Sensing Shorted Gate FinFET D ..."

Pooja Joshi, Saurabh Khandelwal, Shyam Akashe (2015)

> Home

Details and statistics

DOI: 10.1166/JOLPE.2015.1401

access: closed

type: Journal Article

metadata version: 2023-09-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jolpe/JoshiKA15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jolpe/JoshiKA15
Pooja Joshi, Saurabh Khandelwal, Shyam Akashe:
Modeling and Optimization of Nano-Scale Sensing Shorted Gate FinFET D Flip-Flop Using AVL. J. Low Power Electron. 11(3): 298-307 (2015)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.