"A Variation-Aware Taylor Expansion Diagram-Based Approach for Nano-CMOS ..."

Shibaji Banerjee et al. (2011)

> Home

Details and statistics

DOI: 10.1166/JOLPE.2011.1160

access: closed

type: Journal Article

metadata version: 2020-05-22

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jolpe/BanerjeeMMPC11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jolpe/BanerjeeMMPC11
Shibaji Banerjee, Jimson Mathew, Saraju P. Mohanty, Dhiraj K. Pradhan, Maciej J. Ciesielski:
A Variation-Aware Taylor Expansion Diagram-Based Approach for Nano-CMOS Register-Transfer Level Leakage Optimization. J. Low Power Electron. 7(4): 471-481 (2011)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.