"Design and Evaluation of Asymmetric and Symmetric 32-core Architectures on ..."

Seiya Shirakuni, Ittetsu Taniguchi, Hiroyuki Tomiyama (2019)

> Home

Details and statistics

DOI: 10.2197/IPSJTSLDM.12.42

access: closed

type: Journal Article

metadata version: 2020-10-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/ipsj/ShirakuniTT19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ipsj/ShirakuniTT19
Seiya Shirakuni, Ittetsu Taniguchi, Hiroyuki Tomiyama:
Design and Evaluation of Asymmetric and Symmetric 32-core Architectures on FPGA. IPSJ Trans. Syst. LSI Des. Methodol. 12: 42-45 (2019)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.