"High Performance Scalable FPGA Accelerator for Deep Neural Networks."

Sudarshan Srinivasan et al. (2019)

> Home

Details and statistics

DOI: —

access: open

type: Informal or Other Publication

metadata version: 2019-09-04

- view
  - electronic edition @ arxiv.org (open access)
- export record
  dblp key:
  - journals/corr/abs-1908-11809
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/corr/abs-1908-11809
Sudarshan Srinivasan, Pradeep Janedula, Saurabh Dhoble, Sasikanth Avancha, Dipankar Das, Naveen Mellempudi, Bharat Daga, Martin Langhammer, Gregg Baeckler, Bharat Kaul:
High Performance Scalable FPGA Accelerator for Deep Neural Networks. CoRR abs/1908.11809 (2019)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.