"Novel Techniques for Achieving High At-Speed Transition Fault Test ..."

Nandu Tendolkar et al. (2002)

> Home

Details and statistics

DOI: 10.1109/VTS.2002.1011103

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/vts/TendolkarRWLSA02
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vts/TendolkarRWLSA02
Nandu Tendolkar, Rajesh Raina, Rick Woltenberg, Xijiang Lin, Bruce Swanson, Greg Aldrich:
Novel Techniques for Achieving High At-Speed Transition Fault Test Coverage for Motorola's Microprocessors Based on PowerPC(tm) Instruction Set Architecture. VTS 2002: 3-8

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.