"A 0.034mm2, 725fs RMS jitter, 1.8%/V frequency-pushing, ..."

Chao-Chieh Li et al. (2016)

> Home

Details and statistics

DOI: 10.1109/VLSIC.2016.7573551

access: closed

type: Conference or Workshop Paper

metadata version: 2021-03-10

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vlsic/LiTYLCHLLKHCXS16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsic/LiTYLCHLLKHCXS16
Chao-Chieh Li, Tsung-Hsien Tsai, Min-Shueh Yuan, Chia-Chun Liao, Chih-Hsien Chang, Tien-Chien Huang, Hsien-Yuan Liao, Chung-Ting Lu, Hung-Yi Kuo, Kenny Hsieh, Mark Chen, Augusto Ronchini Ximenes, Robert Bogdan Staszewski:
A 0.034mm², 725fs RMS jitter, 1.8%/V frequency-pushing, 10.8-19.3GHz transformer-based fractional-N all-digital PLL in 10nm FinFET CMOS. VLSI Circuits 2016: 1-2

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.