"Innovative Circuit Level Methodology for FinFET based Low-Power 6T SRAM ..."

Vishal Gupta et al. (2024)

> Home

Details and statistics

DOI: 10.1109/VDAT63601.2024.10705674

access: closed

type: Conference or Workshop Paper

metadata version: 2024-11-20

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vdat/GuptaHDKA24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vdat/GuptaHDKA24
Vishal Gupta, Sribhuvaneshwari H, Tanmaya Kumar Das, Saurabh Khandelwal, Shyam Akashe:
Innovative Circuit Level Methodology for FinFET based Low-Power 6T SRAM Cell Design. VDAT 2024: 1-5

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.