"An on-chip 250 mA 40 nm CMOS digital LDO using dynamic sampling clock ..."

Kazuo Otsuga et al. (2012)

> Home

Details and statistics

DOI: 10.1109/SOCC.2012.6398369

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-23

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/socc/OtsugaOIIMIY12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/socc/OtsugaOIIMIY12
Kazuo Otsuga, Masafumi Onouchi, Yasuto Igarashi, Toyohito Ikeya, Sadayuki Morita, Koichiro Ishibashi, Kazumasa Yanagisawa:
An on-chip 250 mA 40 nm CMOS digital LDO using dynamic sampling clock frequency scaling with offset-free TDC-based voltage sensor. SoCC 2012: 11-14

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.