"VLSI design of a high-speed RAS crypto-processor with reconfigurable ..."

Yibo Fan et al. (2005)

> Home

Details and statistics

DOI: 10.1109/ISSPA.2005.1580257

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isspa/FanZZCZ05
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isspa/FanZZCZ05
Yibo Fan, Xiaoyang Zeng, Zhang Zhang, Jun Chen, Qianling Zhang:
VLSI design of a high-speed RAS crypto-processor with reconfigurable architecture. ISSPA 2005: 307-310

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.