"33.1 A 74 TMACS/W CMOS-RRAM Neurosynaptic Core with Dynamically ..."

Weier Wan et al. (2020)

> Home

Details and statistics

DOI: 10.1109/ISSCC19947.2020.9062979

access: closed

type: Conference or Workshop Paper

metadata version: 2024-10-18

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isscc/WanKEZLWD0RJWCW20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/WanKEZLWD0RJWCW20
Weier Wan, Rajkumar Kubendran, Sukru Burc Eryilmaz, Wenqiang Zhang, Yan Liao, Dabin Wu, Stephen R. Deiss, Bin Gao, Priyanka Raina, Siddharth Joshi, Huaqiang Wu, Gert Cauwenberghs, H.-S. Philip Wong:
33.1 A 74 TMACS/W CMOS-RRAM Neurosynaptic Core with Dynamically Reconfigurable Dataflow and In-situ Transposable Weights for Probabilistic Graphical Models. ISSCC 2020: 498-500

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.