"Resonant clock design for a power-efficient high-volume x86-64 microprocessor."

Visvesh S. Sathe et al. (2012)

> Home

Details and statistics

DOI: 10.1109/ISSCC.2012.6176933

access: closed

type: Conference or Workshop Paper

metadata version: 2019-11-28

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isscc/SatheAOPIN12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/SatheAOPIN12
Visvesh S. Sathe, Srikanth Arekapudi, Charles Ouyang, Marios C. Papaefthymiou, Alexander T. Ishii, Samuel Naffziger:
Resonant clock design for a power-efficient high-volume x86-64 microprocessor. ISSCC 2012: 68-70

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.