"A 3bit/cell 32Gb NAND flash memory at 34nm with 6MB/s program throughput ..."

G. G. Marotta et al. (2010)

> Home

Details and statistics

DOI: 10.1109/ISSCC.2010.5433949

access: closed

type: Conference or Workshop Paper

metadata version: 2023-10-19

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isscc/MarottaMDTCLMRSPINSBSPGITCPMFGHCORRVGR10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/MarottaMDTCLMRSPINSBSPGITCPMFGHCORRVGR10
G. G. Marotta, Agostino Macerola, Andrea D'Alessandro, A. Torsi, C. Cerafogli, C. Lattaro, C. Musilli, D. Rivers, Emanuele Sirizotti, F. Paolini, G. Imondi, G. Naso, Giovanni Santin, L. Botticchio, Luca De Santis, Luigi Pilolli, M. L. Gallese, Michele Incarnati, Marco Tiburzi, P. Conenna, S. Perugini, Violante Moschiano, W. Di Francesco, Matt Goldman, Chris Haid, Domenico Di Cicco, D. Orlandi, F. Rori, Massimo Rossini, Tommaso Vali, Ramin Ghodsi, Frank Roohparvar:
A 3bit/cell 32Gb NAND flash memory at 34nm with 6MB/s program throughput and with dynamic 2b/cell blocks configuration mode for a program throughput increase up to 13MB/s. ISSCC 2010: 444-445

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.