"32Gb/s data-interpolator receiver with 2-tap DFE in 28nm CMOS."

Yoshiyasu Doi et al. (2013)

> Home

Details and statistics

DOI: 10.1109/ISSCC.2013.6487626

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-17

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isscc/DoiSDCHMHKYTT13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/DoiSDCHMHKYTT13
Yoshiyasu Doi, Takayuki Shibasaki, Takumi Danjo, Win Chaivipas, Takushi Hashida, Hiroki Miyaoka, Masanori Hoshino, Yoichi Koyanagi, Takuji Yamamoto, Sanroku Tsukamoto, Hirotaka Tamura:
32Gb/s data-interpolator receiver with 2-tap DFE in 28nm CMOS. ISSCC 2013: 36-37

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.