"16.1 A 340mV-to-0.9V 20.2Tb/s source-synchronous hybrid ..."

Gregory K. Chen et al. (2014)

> Home

Details and statistics

DOI: 10.1109/ISSCC.2014.6757432

access: closed

type: Conference or Workshop Paper

metadata version: 2022-02-25

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isscc/ChenAKSMHAKBD14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/ChenAKSMHAKBD14
Gregory K. Chen, Mark A. Anders, Himanshu Kaul, Sudhir Satpathy, Sanu K. Mathew, Steven K. Hsu, Amit Agarwal, Ram K. Krishnamurthy, Shekhar Borkar, Vivek De:
16.1 A 340mV-to-0.9V 20.2Tb/s source-synchronous hybrid packet/circuit-switched 16×16 network-on-chip in 22nm tri-gate CMOS. ISSCC 2014: 276-277

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.