"19.1 A 0.5-to-9.5GHz 1.2µs-lock-time fractional-N DPLL with ..."

Fazil Ahmad et al. (2016)

> Home

Details and statistics

DOI: 10.1109/ISSCC.2016.7418038

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-17

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isscc/AhmadUISASCF16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/AhmadUISASCF16
Fazil Ahmad, Greg Unruh, Amrutha Iyer, Pin-En Su, Sherif Abdalla, Bo Shen, Mark Chambers, Ichiro Fujimori:
19.1 A 0.5-to-9.5GHz 1.2µs-lock-time fractional-N DPLL with ±1.25% UI period jitter in 16nm CMOS for dynamic frequency and core-count scaling in SoC. ISSCC 2016: 324-325

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.