"Adaptive circuit techniques to minimize variation impacts on ..."

James W. Tschanz et al. (2005)

> Home

Details and statistics

DOI: 10.1109/ISCAS.2005.1464511

access: closed

type: Conference or Workshop Paper

metadata version: 2022-02-28

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/iscas/TschanzNKD05
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/TschanzNKD05
James W. Tschanz, Siva G. Narendra, Ali Keshavarzi, Vivek De:
Adaptive circuit techniques to minimize variation impacts on microprocessor performance and power. ISCAS (1) 2005: 9-12

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.