"Fault tolerant bit parallel finite field multipliers using LDPC codes."

Jimson Mathew et al. (2008)

> Home

Details and statistics

DOI: 10.1109/ISCAS.2008.4541760

access: closed

type: Conference or Workshop Paper

metadata version: 2024-02-05

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/iscas/MathewSJHP08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/MathewSJHP08
Jimson Mathew, Jawar Singh, Abusaleh M. Jabir, Mohammad Hosseinabady, Dhiraj K. Pradhan:
Fault tolerant bit parallel finite field multipliers using LDPC codes. ISCAS 2008: 1684-1687

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.