"Tapered-VTH CMOS buffer design for improved energy efficiency in deep ..."

Fabio Frustaci, Pasquale Corsonello, Massimo Alioto (2011)

> Home

Details and statistics

DOI: 10.1109/ISCAS.2011.5938006

access: closed

type: Conference or Workshop Paper

metadata version: 2017-06-04

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/iscas/FrustaciCA11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/FrustaciCA11
Fabio Frustaci, Pasquale Corsonello, Massimo Alioto:
Tapered-VTH CMOS buffer design for improved energy efficiency in deep nanometer technology. ISCAS 2011: 2075-2078

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.