"Computing the entire active area/power consumption versus delay trade-off ..."

Michel R. C. M. Berkelaar, Pim H. W. Buurman, Jochen A. G. Jess (1994)

> Home

Details and statistics

DOI: 10.1109/ICCAD.1994.629853

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/iccad/BerkelaarBJ94
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccad/BerkelaarBJ94
Michel R. C. M. Berkelaar, Pim H. W. Buurman, Jochen A. G. Jess:
Computing the entire active area/power consumption versus delay trade-off curve for gate sizing with a piecewise linear simulator. ICCAD 1994: 474-480

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.