"High-Speed Computation of CRC Codes for FPGAs."

Jakub Cabal, Lukás Kekely, Jan Korenek (2018)

> Home

Details and statistics

DOI: 10.1109/FPT.2018.00042

access: closed

type: Conference or Workshop Paper

metadata version: 2021-10-14

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/fpt/CabalKK18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpt/CabalKK18
Jakub Cabal, Lukás Kekely, Jan Korenek:
High-Speed Computation of CRC Codes for FPGAs. FPT 2018: 234-237

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.