"FPGA Accelerator for Stereo Vision using Semi-Global Matching through ..."

Shashwat Shrivastava et al. (2020)

> Home

Details and statistics

DOI: 10.1109/FPL50879.2020.00057

access: closed

type: Conference or Workshop Paper

metadata version: 2020-10-17

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/fpl/ShrivastavaCKP20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpl/ShrivastavaCKP20
Shashwat Shrivastava, Ziaul Choudhury, Shashwat Khandelwal, Suresh Purini:
FPGA Accelerator for Stereo Vision using Semi-Global Matching through Dependency Relaxation. FPL 2020: 304-309

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.