"FPGA-implementation of Time-Multiplexed Multiple Constant Multiplication ..."

Roberto Gutiérrez, Javier Valls, Asuncion Perez-Pascual (2009)

> Home

Details and statistics

DOI: 10.1109/FPL.2009.5272379

access: closed

type: Conference or Workshop Paper

metadata version: 2024-06-12

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/fpl/GutierrezVP09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpl/GutierrezVP09
Roberto Gutiérrez, Javier Valls, Asuncion Perez-Pascual:
FPGA-implementation of Time-Multiplexed Multiple Constant Multiplication based on carry-save arithmetic. FPL 2009: 609-612

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.