"Stratix™ 10 High Performance Routable Clock Networks."

Carl Ebeling et al. (2016)

> Home

Details and statistics

DOI: 10.1145/2847263.2847279

access: closed

type: Conference or Workshop Paper

metadata version: 2023-05-01

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/fpga/EbelingHLS16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpga/EbelingHLS16
Carl Ebeling, Dana How, David M. Lewis, Herman Schmit:
Stratix™ 10 High Performance Routable Clock Networks. FPGA 2016: 64-73

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.