"A Real-Time, Analog/Digital Co-Designed 1.89-GHz Bandwidth, 175-kHz ..."

Angie Wang et al. (2018)

> Home

Details and statistics

DOI: 10.1109/ESSCIRC.2018.8494317

access: closed

type: Conference or Workshop Paper

metadata version: 2020-03-27

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/esscirc/WangBHBROWRAN18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/esscirc/WangBHBROWRAN18
Angie Wang, Woo-Rham Bae, Jaeduk Han, Stevo Bailey, Paul Rigge, Orhan Ocal, Zhongkai Wang, Kannan Ramchandran, Elad Alon, Borivoje Nikolic:
A Real-Time, Analog/Digital Co-Designed 1.89-GHz Bandwidth, 175-kHz Resolution Sparse Spectral Analysis RISC-V SoC in 16-nm FinFET. ESSCIRC 2018: 322-325

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.