"A 10Mbit, 15GBytes/sec bandwidth 1T DRAM chip with planar MOS storage ..."

Dinesh Somasekhar et al. (2005)

> Home

Details and statistics

DOI: 10.1109/ESSCIR.2005.1541633

access: closed

type: Conference or Workshop Paper

metadata version: 2023-04-28

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/esscirc/SomasekharLBDLBD05
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/esscirc/SomasekharLBDLBD05
Dinesh Somasekhar, Shih-Lien Lu, Bradley A. Bloechel, Greg Dermer, Konrad Lai, Sjeljar Borkar, Vivek De:
A 10Mbit, 15GBytes/sec bandwidth 1T DRAM chip with planar MOS storage capacitor in an unmodified 150nm logic process for high-density on-chip memory applications. ESSCIRC 2005: 355-358

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.