"A 40nm Embedded SG-MONOS Flash Macro for High-end MCU Achieving 200MHz ..."

Masaya Nakano et al. (2021)

> Home

Details and statistics

DOI: 10.1109/A-SSCC53895.2021.9634782

access: closed

type: Conference or Workshop Paper

metadata version: 2021-12-21

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/asscc/NakanoKTSANTTMN21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/asscc/NakanoKTSANTTMN21
Masaya Nakano, Yoshinobu Kaneda, Koichi Takeda, Takahiro Shimoi, Yasunobu Aoki, Satoru Nakanishi, Yosuke Tashiro, Yasuhiko Taito, Ken Matsubara, Munekatsu Nakagawa, Tomoya Ogawa, Takashi Kurafuji, Hidenori Mitani, Takashi Ito, Takashi Kono:
A 40nm Embedded SG-MONOS Flash Macro for High-end MCU Achieving 200MHz Random Read Operation and 7.91Mb/mm2 Density with Charge Assisted Offset Cancellation Sense Amplifier. A-SSCC 2021: 1-3

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.