default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDAlexandru Amaricai
Person information
Refine list
refinements active!
zoomed in on ?? of ?? records
view refined list in
export refined list as
2020 – today
- 2023
[c42]Oana Boncalo, Alexandru Amaricai:
Gradient Descent Iterative Correction Unit for Fixed Point Parity Based Codes. DFT 2023: 1-4- 2020
- [c41]Oana Boncalo, Alexandru Amaricai:
Layered LDPC decoder in-order message access scheduling: a case study. SACI 2020: 193-198
2010 – 2019
- 2019
- [j5]Oana Boncalo
, Gyorgy Kolumban-Antal, Alexandru Amaricai, Valentin Savin, David Declercq:
Layered LDPC Decoders With Efficient Memory Access Scheduling and Mapping and Built-In Support for Pipeline Hazards Mitigation. IEEE Trans. Circuits Syst. I Regul. Pap. 66-I(4): 1643-1656 (2019) - [c40]Oana Boncalo, Alexandru Amaricai, Zsófia Lendek:
Configurable Hardware Accelerator Architecture for a Takagi-Sugeno Fuzzy Controller. DSD 2019: 96-101 - [c39]Alexandru Amaricai, Mohsen Bahrami, Bane Vasic:
A Log-Likelihood Ratio based Generalized Belief Propagation. EUROCON 2019: 1-6 - 2018
- [c38]Oana Boncalo, Alexandru Amaricai, Sergiu Nimara:
Memory-Centric Flooded LDPC Decoder Architecture Using Non-surjective Finite Alphabet Iterative Decoding. DSD 2018: 104-109 - 2017
- [j4]Alexandru Amaricai, Ovidiu Sicoe, Oana Boncalo:
On the Redundant Representation of Partial Remainders in Radix-4 SRT Dividers. J. Circuits Syst. Comput. 26(6): 1750097:1-1750097:13 (2017) - [c37]Oana Boncalo, Alexandru Amaricai:
Ultra High Throughput Unrolled Layered Architecture for QC-LDPC Decoders. ISVLSI 2017: 225-230 - [c36]Oana Boncalo, Valentin Savin, Alexandru Amaricai:
Unrolled layered architectures for non-surjective finite alphabet iterative decoders. NORCAS 2017: 1-5 - 2016
- [c35]Marius Marcu, Oana Boncalo, Madalin Ghenea, Alexandru Amaricai, Jan Weinstock, Rainer Leupers, Zheng Wang, Giorgis Georgakoudis, Dimitrios S. Nikolopoulos, Cosmin Cernazanu-Glavan, Lucian Bara, Marian Ionascu:
Low-Cost Hardware Infrastructure for Runtime Thread Level Energy Accounting. ARCS 2016: 277-289 - [c34]Sergiu Nimara, Oana Boncalo, Alexandru Amaricai, Mircea Popa:
FPGA architecture of multi-codeword LDPC decoder with efficient BRAM utilization. DDECS 2016: 52-55 - [c33]Alexandru Amaricai, Sergiu Nimara, Oana Boncalo, Emanuel M. Popovici:
Reliability analysis of memory centric LDPC decoders under probabilistic storage failures. ICECS 2016: 592-595 - [c32]Patricia Carla Petrut, Alexandru Amaricai, Oana Boncalo:
Configurable FPGA architecture for hardware-software merge sorting. MIXDES 2016: 179-182 - [c31]Virgil E. Petcu, Oana Boncalo, Alexandru Amaricai, Valentin Savin:
Variable throughput LDPC decoders using SIMD-based adaptive quantization. TSP 2016: 425-428 - 2015
- [c30]Oana Boncalo, Petru Florin Mihancea, Alexandru Amaricai:
Template-based QC-LDPC decoder architecture generation. ICICS 2015: 1-5 - [c29]Ioana Mot, Oana Boncalo, Alexandru Amaricai:
Performance Enhancement of Serial Based FPGA Probabilistic Fault Emulation Techniques. DDECS 2015: 149-152 - [c28]Cosmin Cernazanu-Glavan, Marius Marcu, Alexandru Amaricai, Stefan Fedeac, Madalin Ghenea, Zheng Wang, Anupam Chattopadhyay, Jan Weinstock, Rainer Leupers:
Direct FPGA-based power profiling for a RISC processor. I2MTC 2015: 1578-1583 - [c27]Andrei Hera, Oana Boncalo, Constantina-Elena Gavriliu, Alexandru Amaricai, Valentin Savin, David Declercq, Fakhreddine Ghaffari:
Analysis and implementation of on-the-fly stopping criteria for layered QC LDPC decoders. MIXDES 2015: 287-291 - [c26]Truong Nguyen-Ly, Khoa Le, Fakhreddine Ghaffari, Alexandru Amaricai, Oana Boncalo, Valentin Savin, David Declercq:
FPGA design of high throughput LDPC decoder based on imprecise Offset Min-Sum decoding. NEWCAS 2015: 1-4 - [c25]Sergiu Nimara, Alexandru Amaricai, Mircea Popa:
Sub-threshold CMOS circuits reliability assessment using simulated fault injection based on simulator commands. SACI 2015: 101-104 - [c24]Ovidiu Sicoe, Alexandru Amaricai, Mircea Popa:
Generation of floating point 2D translation operators for FPGA. SACI 2015: 289-294 - 2014
- [j3]Alexandru Amaricai, Oana Boncalo, Constantina-Elena Gavriliu:
Low-precision DSP-based floating-point multiply-add fused for field programmable gate arrays. IET Comput. Digit. Tech. 8(4): 187-197 (2014) - [c23]Alexandru Amaricai, Sergiu Nimara, Oana Boncalo, Jiaoyan Chen, Emanuel M. Popovici:
Probabilistic Gate Level Fault Modeling for Near and Sub-Threshold CMOS Circuits. DSD 2014: 473-479 - [c22]Alexandru Amaricai, Constantina-Elena Gavriliu, Oana Boncalo:
An FPGA sliding window-based architecture harris corner detector. FPL 2014: 1-4 - [c21]Oana Boncalo, Alexandru Amaricai, Andrei Hera, Valentin Savin:
Cost-efficient FPGA layered LDPC decoder with serial AP-LLR processing. FPL 2014: 1-6 - [c20]Oana Boncalo, Alexandru Amaricai, Valentin Savin:
Memory efficient implementation of self-corrected min-sum LDPC decoder. ICECS 2014: 295-298 - [c19]Jiaoyan Chen, Christian Spagnol, Satish Grandhi, Emanuel M. Popovici, Sorin Cotofana, Alexandru Amaricai:
Linear Compositional Delay Model for the Timing Analysis of Sub-Powered Combinational Circuits. ISVLSI 2014: 380-385 - [c18]Oana Boncalo, Alexandru Amaricai, Christian Spagnol, Emanuel M. Popovici:
Cost effective FPGA probabilistic fault emulation. NORCHIP 2014: 1-4 - [c17]Cosmin Cernazanu-Glavan, Stefan Fedeac, Alexandru Amaricai-Boncalo, Marius Marcu:
Energy profiling of FPGA designs. ROSE 2014: 118-123 - 2013
- [c16]Alexandru Amaricai, Oana Boncalo, Ovidiu Sicoe, Marius Marcu:
FPGA implementation of hybrid fixed point - Floating point multiplication. MIXDES 2013: 243-246 - [c15]Alexandru Amaricai, Oana Boncalo:
SRT radix-2 dividers with (5, 4) redundant representation of partial remainder. NORCHIP 2013: 1-5 - 2012
- [c14]Alexandru Amaricai, Oana Boncalo:
FPGA implementation of very high radix square root with prescaling. ICECS 2012: 221-224 - [c13]Alexandru Amaricai, Oana Boncalo:
Automatic Generation of FPGA Hardware Accelerators for Graphics Applications. PECCS 2012: 383-386 - [c12]Oana Boncalo, Alin Dobre, Alexandru Amaricai, Andrei V. Tanase:
A cycle-count-accurate simulation platform with enhanced design exploration capability. SimuTools 2012: 113-118 - 2011
- [c11]Alexandru Amaricai, Alin Dobre, Oana Boncalo, Andrei V. Tanase, Camelia Valuch:
Models and implementations of hardware interface modules in a multi-processor system-on-chip simulator. SACI 2011: 433-437 - 2010
- [j2]Oana Boncalo, Alexandru Amaricai, Mihai Udrescu, Mircea Vladutiu:
Quantum circuit's reliability assessment with VHDL-based simulated fault injection. Microelectron. Reliab. 50(2): 304-311 (2010) - [j1]Alexandru Amaricai, Mircea Vladutiu, Oana Boncalo:
Design Issues and Implementations for Floating-Point Divide-Add Fused. IEEE Trans. Circuits Syst. II Express Briefs 57-II(4): 295-299 (2010)
2000 – 2009
- 2009
- [c10]Alexandru Amaricai, Oana Boncalo:
Improving the Performance of the Divide-Add Fused Operation Using Variable Latency Quotient Generation. DSD 2009: 45-49 - [c9]Oana Boncalo, Alexandru Amaricai:
Reliability Analysis of Qubit Data Movement for Distributed Quantum Computation. DSD 2009: 481-487 - 2008
- [c8]Alexandru Amaricai, Mircea Vladutiu, Mihai Udrescu, Lucian Prodan, Oana Boncalo:
Floating point multiplication rounding schemes for interval arithmetic. ASAP 2008: 19-24 - [c7]Virgil E. Petcu, Alexandru Amaricai, Mircea Vladutiu:
A Dual-Threaded Architecture for Interval Arithmetic Coprocessor with Shared Floating Point Units. DDECS 2008: 146-149 - 2007
- [c6]Oana Boncalo, Mihai Udrescu, Lucian Prodan, Mircea Vladutiu, Alexandru Amaricai:
Using Simulated Fault Injection for Fault Tolerance Assessment of Quantum Circuits. Annual Simulation Symposium 2007: 213-220 - [c5]Alexandru Amaricai, Mircea Vladutiu, Lucian Prodan, Mihai Udrescu, Oana Boncalo:
Design of Addition and Multiplication Units for High Performance Interval Arithmetic Processor. DDECS 2007: 223-226 - [c4]Alexandru Amaricai, Mircea Vladutiu, Lucian Prodan, Mihai Udrescu, Oana Boncalo:
Exploiting Parallelism in Double Path Adders' Structure for Increased Throughput of Floating Point Addition. DSD 2007: 132-137 - [c3]Oana Boncalo, Mihai Udrescu, Lucian Prodan, Mircea Vladutiu, Alexandru Amaricai:
Saboteur-Based Fault Injection for Quantum Circuits Fault Tolerance Assessment. DSD 2007: 634-640 - [c2]Oana Boncalo, Mihai Udrescu, Lucian Prodan, Mircea Vladutiu, Alexandru Amaricai:
Assessing quantum circuits reliability with mutant-based simulated fault injection. ECCTD 2007: 942-945 - [c1]Oana Boncalo, Mihai Udrescu, Lucian Prodan, Mircea Vladutiu, Alexandru Amaricai:
Simulated Fault Injection for Quantum Circuits Based on Simulator Commands. SACI 2007: 245-250
Coauthor Index
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
Unpaywalled article links
Add open access links from 
to the list of external document links (if available).
Privacy notice: By enabling the option above, your browser will contact the API of unpaywall.org to load hyperlinks to open access articles. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Unpaywall privacy policy.
Archived links via Wayback Machine
For web page which are no longer available, try to retrieve content from the 
of the Internet Archive (if available).
Privacy notice: By enabling the option above, your browser will contact the API of archive.org to check for archived content of web pages that are no longer available. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Internet Archive privacy policy.
Reference lists
Add a list of references from 
, 
, and 
to record detail pages.
load references from crossref.org and opencitations.net
Privacy notice: By enabling the option above, your browser will contact the APIs of crossref.org, opencitations.net, and semanticscholar.org to load article reference information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Crossref privacy policy and the OpenCitations privacy policy, as well as the AI2 Privacy Policy covering Semantic Scholar.
Citation data
Add a list of citing articles from and to record detail pages.
load citations from opencitations.net
Privacy notice: By enabling the option above, your browser will contact the API of opencitations.net and semanticscholar.org to load citation information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the OpenCitations privacy policy as well as the AI2 Privacy Policy covering Semantic Scholar.
OpenAlex data
Load additional information about publications from 
.
Privacy notice: By enabling the option above, your browser will contact the API of openalex.org to load additional information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the information given by OpenAlex.
last updated on 2024-06-05 21:36 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
