default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDRichard W. Linderman
Person information
Refine list
refinements active!
zoomed in on ?? of ?? records
view refined list in
export refined list as
2010 – 2019
- 2018
[j6]Qiuwen Chen
, Ryan S. Luley, Qing Wu, Morgan Bishop, Richard W. Linderman, Qinru Qiu:
AnRAD: A Neuromorphic Anomaly Detection Framework for Massive Concurrent Data Streams. IEEE Trans. Neural Networks Learn. Syst. 29(5): 1622-1636 (2018)- 2015
- [c25]Qiuwen Chen, Qing Wu, Morgan Bishop, Richard W. Linderman, Qinru Qiu:
Self-structured confabulation network for fast anomaly detection and reasoning. IJCNN 2015: 1-8 - 2014
- [j5]Miao Hu, Hai Li, Yiran Chen, Qing Wu, Garrett S. Rose, Richard W. Linderman:
Memristor Crossbar-Based Neuromorphic Computing System: A Case Study. IEEE Trans. Neural Networks Learn. Syst. 25(10): 1864-1878 (2014) - 2013
- [j4]Qinru Qiu, Qing Wu, Morgan Bishop, Robinson E. Pino, Richard W. Linderman:
A Parallel Neuromorphic Text Recognition System and Its Implementation on a Heterogeneous High-Performance Computing Cluster. IEEE Trans. Computers 62(5): 886-899 (2013) - 2011
- [c24]Qinru Qiu, Qing Wu, Daniel J. Burns, Michael J. Moore, Robinson E. Pino, Morgan Bishop, Richard W. Linderman:
Confabulation based sentence completion for machine reading. CCMB 2011: 66-73 - [c23]Kannappan Palaniappan, Ilker Ersoy, Guna Seetharaman, Shelby R. Davis, Praveen Kumar, Raghuveer M. Rao, Richard W. Linderman:
Parallel flux tensor analysis for efficient moving object detection. FUSION 2011: 1-8 - [c22]Qinru Qiu, Qing Wu, Richard W. Linderman:
Unified perception-prediction model for context aware text recognition on a heterogeneous many-core platform. IJCNN 2011: 1714-1721 - 2010
- [c21]Richard W. Linderman:
GPGPU role within a 500 TFLOPS heterogeneous cluster. GPGPU 2010: 62 - [c20]Robinson E. Pino, Gerard Genello, Morgan Bishop, Michael J. Moore, Richard W. Linderman:
Emerging neuromorphic computing architectures & enabling hardware for cognitive information processing applications. CIP 2010: 35-39 - [c19]Morgan Bishop, Michael J. Moore, Daniel J. Burns, Robinson E. Pino, Richard W. Linderman:
Affordable emerging computer hardware for neuromorphic computing applications. IJCNN 2010: 1-5 - [c18]Michael J. Moore, Richard W. Linderman, Morgan Bishop, Robinson E. Pino:
A columnar primary visual cortex (V1) model emulation using a PS3 Cell-BE array. IJCNN 2010: 1-8 - [c17]Tarek M. Taha, Pavan Yalamanchili, Mohammad Ashraf Bhuiyan, Rommel Jalasutram, Chong Chen, Richard W. Linderman:
Neuromorphic algorithms on clusters of PlayStation 3s. IJCNN 2010: 1-10
2000 – 2009
- 2008
- [c16]Scott E. Spetka, George O. Ramseyer, Richard W. Linderman:
Fault tolerant integrated information management support for physically constrained iterative deconvolution. AIPR 2008: 1-5 - [c15]Qing Wu, Prakash Mukre, Richard W. Linderman, Thomas Renz, Daniel J. Burns, Michael J. Moore, Qinru Qiu:
Performance optimization for pattern recognition using associative neural memory. ICME 2008: 1-4 - [c14]Qinru Qiu, Daniel J. Burns, Michael J. Moore, Richard W. Linderman, Thomas Renz, Qing Wu:
Accelerating cogent confabulation: An exploration in the architecture design space. IJCNN 2008: 1292-1300 - [c13]Scott E. Spetka, Susan Emeny, George O. Ramseyer, Richard W. Linderman:
Using metrics to optimize a high performance intelligent image processing code. PerMIS 2008: 132-134 - 2007
- [c12]Scott E. Spetka, Scot Tucker, George O. Ramseyer, Richard W. Linderman:
Imagery Pattern Recognition and Pub/Sub Information Management. AIPR 2007: 37-41 - [c11]Qing Wu, Qinru Qiu, Richard W. Linderman, Daniel J. Burns, Michael J. Moore, Dennis Fitzgerald:
Architectural Design and Complexity Analysis of Large-Scale Cortical Simulation on a Hybrid Computing Platform. CISDA 2007: 201-205 - [c10]Scott E. Spetka, Scot Tucker, George O. Ramseyer, Richard W. Linderman:
Information management for high performance autonomous intelligent systems. PerMIS 2007: 237-241 - 2006
- [c9]Scott E. Spetka, George O. Ramseyer, Richard W. Linderman:
Application Development Framework for the Rapid Integration of High Performance Image Processing Algorithms. AIPR 2006: 32 - [c8]Nael B. Abu-Ghazaleh, Richard W. Linderman:
Limiting Optimism: Time or Event Count? DS-RT 2006: 253-256 - [c7]Ben Cordes, Miriam Leeser, Eric L. Miller, Richard W. Linderman:
Poster reception - Improving the performance of parallel backprojection on a reconfigurable supercomputer. SC 2006: 149 - 2005
- [c6]Scott E. Spetka, George O. Ramseyer, Richard W. Linderman:
Using globus grid objects to extend a corba-based object-oriented system. OOPSLA Companion 2005: 188-189 - 2003
- [c5]Scott E. Spetka, George O. Ramseyer, Richard W. Linderman:
Redeveloping a high-Performance computing framework. OOPSLA Companion 2003: 98-99 - 2002
- [c4]Scott E. Spetka, George O. Ramseyer, Richard W. Linderman:
A FrameWork for high-performance image exploitation. OOPSLA Companion 2002: 42-43 - 2000
- [j3]Alok N. Choudhary, Wei-keng Liao, Donald D. Weiner, Pramod K. Varshney, Richard W. Linderman, Mark H. Linderman, Russell D. Brown:
Design, implementation and evaluation of parallel pipelined STAP on parallel computers. IEEE Trans. Aerosp. Electron. Syst. 36(2): 528-548 (2000)
1990 – 1999
- 1998
- [j2]Richard W. Linderman, Ralph L. R. Kohler, Mark H. Linderman:
A Dependable High Performance Wafer Scale Architecture for Embedded Signal Processing. IEEE Trans. Computers 47(1): 125-128 (1998) - [c3]Alok N. Choudhary, Wei-keng Liao, Donald D. Weiner, Pramod K. Varshney, Richard W. Linderman, Mark H. Linderman:
Design, Implementation and Evaluation of Parallel Pipelined STAP on Parallel Computers. IPPS/SPDP 1998: 220-225
1980 – 1989
- 1989
- [j1]Richard W. Linderman, Paul C. Rossbach, David M. Gallagher:
Design and application of an optimizing XROM silicon compiler. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 8(12): 1267-1275 (1989) - 1984
- [c2]Richard W. Linderman, Peter P. Reusens, Paul M. Chau, Walter H. Ku:
Digital signal processing capabilities of CUSP, a high performance bit-serial VLSI processor. ICASSP 1984: 660-663 - [c1]Richard W. Linderman, Walter H. Ku:
A three dimensional systolic array architecture for fast matrix multiplication. ICASSP 1984: 782-785
Coauthor Index
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
Unpaywalled article links
Add open access links from 
to the list of external document links (if available).
Privacy notice: By enabling the option above, your browser will contact the API of unpaywall.org to load hyperlinks to open access articles. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Unpaywall privacy policy.
Archived links via Wayback Machine
For web page which are no longer available, try to retrieve content from the 
of the Internet Archive (if available).
Privacy notice: By enabling the option above, your browser will contact the API of archive.org to check for archived content of web pages that are no longer available. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Internet Archive privacy policy.
Reference lists
Add a list of references from 
, 
, and 
to record detail pages.
load references from crossref.org and opencitations.net
Privacy notice: By enabling the option above, your browser will contact the APIs of crossref.org, opencitations.net, and semanticscholar.org to load article reference information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Crossref privacy policy and the OpenCitations privacy policy, as well as the AI2 Privacy Policy covering Semantic Scholar.
Citation data
Add a list of citing articles from and to record detail pages.
load citations from opencitations.net
Privacy notice: By enabling the option above, your browser will contact the API of opencitations.net and semanticscholar.org to load citation information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the OpenCitations privacy policy as well as the AI2 Privacy Policy covering Semantic Scholar.
OpenAlex data
Load additional information about publications from 
.
Privacy notice: By enabling the option above, your browser will contact the API of openalex.org to load additional information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the information given by OpenAlex.
last updated on 2024-04-24 23:06 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
