default search action

combined dblp search
author search
venue search
publication search

ask others

Jan Butas

> Home > Persons

Person information

Refine list

refinements active!

zoomed in on ?? of ?? records

view refined list in

export refined list as

showing all ?? records

Journal Articles

see FAQ

What is the meaning of the colors in the publication lists?

2001
[j2]
- view
  authority control:
- export record
  dblp key:
  - journals/jssc/ButasCPC01
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/ButasCPC01
Jan Butas, Chiu-Sing Choy, Juraj Povazanec, Cheong-Fat Chan:
Asynchronous cross-pipelined multiplier. IEEE J. Solid State Circuits 36(8): 1272-1275 (2001)
[j1]
- view
  authority control:
- export record
  dblp key:
  - journals/tc/ChoyBPC01
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tc/ChoyBPC01
Oliver Chiu-sing Choy, Jan Butas, Juraj Povazanec, Cheong-Fat Chan:
A New Control Circuit for Asynchronous Micropipelines. IEEE Trans. Computers 50(9): 992-997 (2001)

Conference and Workshop Papers

see FAQ

What is the meaning of the colors in the publication lists?

2001
[c4]
- view
  authority control:
- export record
  dblp key:
  - conf/iscas/SiuCBC01
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/SiuCBC01
Pui-Lam Siu, Chiu-sing Choy, Jan Butas, Cheong-Fat Chan:
A low power asynchronous DES. ISCAS (4) 2001: 538-541
[c3]
- view
  authority control:
- export record
  dblp key:
  - conf/iscas/LeeCBC01
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/LeeCBC01
Chi-Wai Lee, Chiu-sing Choy, Jan Butas, Cheong-Fat Chan:
A pipelined dataflow small micro-coded asynchronous processor and its application to DCT. ISCAS (4) 2001: 910-913
2000
[c2]
- view
  authority control:
- export record
  dblp key:
  - conf/iscas/TangCBC00
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/TangCBC00
Tin-Yau Tang, Chiu-sing Choy, Jan Butas, Cheong-Fat Chan:
An ALU design using a novel asynchronous pipeline architecture. ISCAS 2000: 361-364
1999
[c1]
- no documents available
  - details & citations
- export record
  dblp key:
  - conf/pdpta/PovazanecCCBZYT99
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/pdpta/PovazanecCCBZYT99
Juraj Povazanec, Oliver Chiu-sing Choy, Cheong-Fat Chan, Jan Butas, Yeu-qiu Zhang, Jing-Ling Yang, Tin-yan Tang:
Pipelined Dataflow Architecture of a Small Processor. PDPTA 1999: 1217-1223

Coauthor Index

see FAQ

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.