default search action
Integration, Volume 17
Volume 17, Number 1, August 1994
- C. Thomas Gray, Wentai Liu, Ralph K. Cavin III, Hong-Yean Hsieh:
Circuit delay calculation considering data dependent delays. 1-23 - Sandip Kundu:
An incremental algorithm for identification of longest (shortest) paths. 25-31 - Pierre Boulet, Alain Darte, Tanguy Risset, Yves Robert:
(Pen)-ultimate tiling? 33-51 - Rainer Brück:
Dingo-XT: A technology description language for analog and digital IC layout. 53-81 - Ondrej Sýkora, Imrich Vrt'o:
On VLSI layouts of the star graph and related networks. 83-93
Volume 17, Number 2, October 1994
- Olivier Coudert:
Two-level logic minimization: an overview. 97-140 - Teofilo F. Gonzalez, Si-Qing Zheng:
Single phase three-layer channel routing algorithms. 141-151 - R. Chandrasekharam, V. V. Vinod, S. Subramanian:
Genetic algorithm for test scheduling with different objectives. 153-161 - Pochang Hsu, Jerzy W. Rozenblit:
A computer-aided design framework for modeling and simulation of VLSI interconnections and packaging. 163-187
Volume 17, Number 3, November 1994
- Raja Venkateswaran, Pinaki Mazumder:
A survey of DA techniques for PLD and FPGA based systems. 191-240 - Klaus Jansen:
On the complexity of allocation problems in high-level synthesis. 241-252 - Jörg Keller:
Regular layouts of butterfly networks. 253-263 - Sandip Kundu:
An efficient technique for obtaining unate implementation of functions through input encoding. 265-270 - Gabriel M. Silberman, Ilan Y. Spillinger:
A backtracing-oriented procedure for the analysis of combinational gate-level designs. 271-286
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.