default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCID7th MEMOCODE 2009: Cambridge, Massachusetts, USA
- 7th ACM/IEEE International Conference on Formal Methods and Models for Codesign (MEMOCODE 2009), July 13-15, 2009, Cambridge, Massachusetts, USA. IEEE 2009, ISBN 978-1-4244-4806-7
- Amir Pnueli, Uri Klein:
Synthesis of programs from temporal property specifications. 1-7 - Malay K. Ganai, Weihong Li:
Bang for the buck: Improvising and scheduling verification engines for effective resource utilization. 8-17 - Jeong-Han Yun, Chul-Joo Kim, Sunae Seo, Taisook Han, Kwang-Moo Choe:
Refining schizophrenia via graph reachability in Esterel. 18-27 - Luigi Di Guglielmo, Franco Fummi, Graziano Pravadelli
:
The role of mutation analysis for property qualification. 28-35 - Peter Böhm:
Incremental modelling and verification of the PCI Express transaction layer. 36-45 - Hubert Garavel, Claude Helmstetter, Olivier Ponsini, Wendelin Serwe:
Verification of an industrial SystemC/TLM model using LOTOS and CADP. 46-55 - Omid Sarbishei, Mahmoud Tabandeh, Bijan Alizadeh, Masahiro Fujita:
High-level optimization of integer multipliers over a finite bit-width with verification capabilities. 56-65 - Forrest Brewer, James C. Hoe:
2009 MEMOCODE Co-Design Contest. 66-68 - Daniel L. Rosenband, Till Rosenband:
A design case study: CPU vs. GPGPU vs. FPGA. 69-72 - Abhinav Agarwal, Nirav Dave, Kermin Fleming, Asif Khan, Myron King, Man Cheuk Ng, Muralidaran Vijayaraghavan:
Implementing a fast cartesian-polar matrix interpolator. 73-76 - David Harel:
Can we computerize an elephant? 77 - Anita Lungu, Pradip Bose, Daniel J. Sorin, Steven German, Geert Janssen:
Multicore power management: Ensuring robustness via early-stage formal verification. 78-87 - Daniel W. Williams, Aprotim Sanyal, Dan Upton, Jason Mars, Sudeep Ghosh, Kim M. Hazelwood:
A cross-layer approach to heterogeneity and reliability. 88-97 - Eric S. Chung, James C. Hoe:
Implementing a high-performance multithreaded microprocessor: A case study in high-level design and validation. 98-107 - Thomas Popp:
An introduction to implementation attacks and countermeasures. 108-115 - Martin C. Rinard:
Survival strategies for synthesized hardware systems. 116-120 - Marco Bozzano, Alessandro Cimatti, Marco Roveri, Joost-Pieter Katoen, Viet Yen Nguyen, Thomas Noll:
Codesign of dependable systems: A component-based modeling language. 121-130 - Fabrizio Ferrandi, Marco Lattuada, Christian Pilato, Antonino Tumeo:
Performance estimation for task graphs combining sequential path profiling and control dependence regions. 131-140 - Xavier Briand, Bertrand Jeannet:
Combining control and data abstraction in the verification of hybrid systems. 141-150 - Nalini Vasudevan, Stephen A. Edwards:
Buffer sharing in CSP-like programs. 151-160 - Jens Brandt, Klaus Schneider:
Static data-flow analysis of synchronous programs. 161-170 - Muralidaran Vijayaraghavan, Arvind:
Bounded Dataflow Networks and Latency-Insensitive circuits. 171-180
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2024-10-31 20:22 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
