default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDLCTES 2020: London, UK
- Jingling Xue, Changhee Jung:
Proceedings of the 21st ACM SIGPLAN/SIGBED International Conference on Languages, Compilers, and Tools for Embedded Systems, LCTES 2020, London, UK, June 16, 2020. ACM 2020, ISBN 978-1-4503-7094-3 - Saman P. Amarasinghe:
Compiler 2.0: Using Machine Learning to Modernize Compiler Technology. 1-2 - Xiang Gong, Chunling Hu, Chu-Cheow Lim:
PAQSIM: Fast Performance Model for Graphics Workload on Mobile GPUs. 3-14 - Stefano Cereda
, Gianluca Palermo, Paolo Cremonesi, Stefano Doni:
A Collaborative Filtering Approach for the Automatic Tuning of Compiler Optimisations. 15-25 - Jinhua Cui, Junwei Liu, Jianhang Huang, Haoran Zhu, Laurence Tianruo Yang:
ApproxRefresh: Enabling Uncorrectable Data Reuse on Flash Memory with Approximate Read Awareness. 26-37 - Shihao Song, Adarsha Balaji, Anup Das, Nagarajan Kandasamy, James A. Shackleford:
Compiling Spiking Neural Networks to Neuromorphic Hardware. 38-50 - Willy Wolff, Barry Porter:
Performance Optimization on big.LITTLE Architectures: A Memory-latency Aware Approach. 51-61 - Ze Zhang, Sunghyun Park, Scott A. Mahlke:
Path Sensitive Signatures for Control Flow Error Detection. 62-73 - Xiaoyu He, Erick Bauman, Feng Li, Lei Yu, Linyu Li, Bingchang Liu, Aihua Piao, Kevin W. Hamlen, Wei Huo, Wei Zou:
Exploiting the Trust Between Boundaries: Discovering Memory Corruptions in Printers via Driver-Assisted Testing. 74-84 - Gautier Berthou, Pierre-Évariste Dagand, Delphine Demange, Rémi Oudin, Tanguy Risset:
Intermittent Computing with Peripherals, Formally Verified. 85-96 - Jun Xiao, Andy D. Pimentel:
CITTA: Cache Interference-aware Task Partitioning for Real-time Multi-core Systems. 97-107 - Björn Forsberg, Maxim Mattheeuws, Andreas Kurth, Andrea Marongiu, Luca Benini:
A Synergistic Approach to Predictable Compilation and Scheduling on Commodity Multi-Cores. 108-118 - Zhenyu Bai, Hugues Cassé, Marianne De Michiel, Thomas Carle, Christine Rochange:
Improving the Performance of WCET Analysis in the Presence of Variable Latencies. 119-130 - Alexa VanHattum, Rachit Nigam, Vincent T. Lee, James Bornholt, Adrian Sampson:
A Synthesis-Aided Compiler for DSP Architectures (WiP Paper). 131-135 - Chanyoung Oh, Gunju Park, Sumin Kim, Dohee Kim, Youngmin Yi:
Towards Real-time CNN Inference from a Video Stream on a Mobile GPU (WiP Paper). 136-140 - Syed Asad Alam, David Gregg:
Beyond Base-2 Logarithmic Number Systems (WiP Paper). 141-145 - Nadja Heitmann, Benedikt Pirker, Sangyoung Park, Samarjit Chakraborty:
Towards Building Better Mobile Web Browsers for Ad Blocking: The Energy Perspective (WiP Paper). 146-150 - Nazanin Farahpour, Zhenman Fang, Glenn Reinman:
FPGA-based Near Data Processing Platform Selection Using Fast Performance Modeling (WiP Paper). 151-155
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2024-11-20 21:05 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
