default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDIWOCL 2021: Virtual Event / Munich, Germany
- Simon McIntosh-Smith:
IWOCL'21: International Workshop on OpenCL, Munich Germany, April, 2021. ACM 2021, ISBN 978-1-4503-9033-0 - Douglas Doerfler
, Farzad Fatollahi-Fard, Colin MacLean, Tan Nguyen, Samuel Williams, Nicholas J. Wright, Marco Siracusa:
Experiences Porting the SU3_Bench Microbenchmark to the Intel Arria 10 and Xilinx Alveo U280 FPGAs. 1:1-1:9 - Devon Callanan, Luke Kljucaric, Alan D. George:
Accelerating Regular-Expression Matching on FPGAs with High-Level Synthesis. 2:1-2:8 - Peter Thoman, Daniel Gogl, Thomas Fahringer:
Sylkan: Towards a Vulkan Compute Target Platform for SYCL. 3:1-3:12 - Marcel Breyer, Gregor Daiß, Dirk Pflüger:
Performance-Portable Distributed k-Nearest Neighbors using Locality-Sensitive Hashing and SYCL. 4:1-4:12 - Thales Sabino, Mehdi Goli:
Toward Performance Portability of Highly Parametrizable TRSM Algorithm Using SYCL. 5:1-5:10 - Tobias Baumann, Matthias Noack, Thomas Steinke:
Performance Evaluation and Improvements of the PoCL Open-Source OpenCL Implementation on Intel CPUs. 6:1-6:12 - Anthony M. Cabrera, Aaron R. Young, Jacob Lambert, Zhili Xiao, Amy An, Seyong Lee, Zheming Jin, Jungwon Kim, Jeremy Buhler, Roger D. Chamberlain, Jeffrey S. Vetter:
Toward Evaluating High-Level Synthesis Portability and Performance between Intel and Xilinx FPGAs. 7:1-7:9 - Wei-Chen Lin, Tom Deakin, Simon McIntosh-Smith:
On measuring the maturity of SYCL implementations by tracking historical performance improvements. 8:1-8:13 - Sravani Konda, Dunni Aribuki, Weiqun Zhang, Kevin Gott, Christopher Lishka:
Experiences Supporting DPC++ in AMReX. 9:1 - Vladimir Tsymbal, Alexandr Kurylev:
Profiling Heterogeneous Computing Performance with VTune Profiler. 10:1 - Yong Wang, Yongfa Zhou, Qi Scott Wang, Wang Yang, Qing Xu, Chen Wang:
Developing medical ultrasound imaging application across GPU, FPGA, and CPU using oneAPI. 11:1 - Erik Tomusk:
Executing Graphs with OpenCL. 12:1-12:2 - Wilson Feng, Rasool Maghareh, Kai-Ting Amy Wang:
Extending DPC++ with Support for Huawei Ascend AI Chipset. 13:1-13:4 - Erik Smistad:
FAST: A framework for high-performance medical image computing and visualization. 14:1-14:2 - Rod Burns, Colin Davidson, Aidan Dodds:
Enabling OpenCL and SYCL for RISC-V processors. 15:1 - Rod Burns, Illya Rudkin:
Can SYCL and OpenCL meet the challenges of functional safety? 16:1 - Andrey Alekseenko, Szilárd Páll, Erik Lindahl:
Experiences With Adding SYCL Support to GROMACS. 17:1 - Aksel Alpay, Vincent Heuveline:
hipSYCL in 2021: Peculiarities, unique features and SYCL 2020. 18:1 - James Reinders:
SYCL, DPC++, XPUs, oneAPI. 19:1 - Ben Ashbaugh, James C. Brodman, Michael Kinsner, Gregory Lueck, S. John Pennycook, Roland Schulz:
Toward a Better Defined SYCL Memory Consistency Model. 20:1-20:3 - Rod Burns, Igor Vorobtsov, Aksel Alpay, Ronan Keryell, Michael Steyer, Gordon Brown:
A Hands-On Introduction To SYCL. 21:1 - Po-Yao Chang, Tai-Liang Chen, Jenq-Kuen Lee:
Enabling the Use of C++20 Unseq Execution Policy for OpenCL. 22:1-22:2
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2024-10-31 20:19 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
