default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCID2nd AISTECS@HiPEAC 2017: Stockholm, Sweden
- Sören Sonntag, José Manuel García Carrasco, José Luis Abellán Miguel, Daniel Müller-Gritschneder:
Proceedings of the 2nd International Workshop on Advanced Interconnect Solutions and Technologies for Emerging Computing Systems, AISTECS@HiPEAC 2017, Stockholm, Sweden, January 25, 2017. ACM 2017, ISBN 978-1-4503-5226-0 - Syed Ijlal Shah:
Interconnects for next generation SoC designs. 1 - Jean-Pierre Panziera:
BXI: designing a network for eXascale. 2 - François Abel, Andreas Doering:
Microserver + micro-switch = micro-datacenter. 3 - Kari Clark, Phill Watt:
Enabling high performance rack-scale optical switching through global synchronisation. 4 - Jeremiah J. Wilke:
Bringing minimal routing back to HPC through silicon photonics: a study of "flexfly" architectures with the structural simulation toolkit (SST). 5 - Nikos Pleros, Nikos Terzenidis, Theoni Alexoudi, K. Vyrsokinos, George T. Kanellos, Dimitris Syrivelis:
Software-defined board- and chip-level optical interconnects for multi-socket communication and disaggregated computing. 6-7 - Monobrata Debnath, Dimitris Konstantinou, Chrysostomos Nicopoulos
, Giorgos Dimitrakopoulos, Wei-Ming Lin, Junghee Lee:
Low-cost congestion management in networks-on-chip using edge and in-network traffic throttling. 8-11 - Marco Balboni, Davide Bertozzi:
Transparent lifetime built-in self-testing of networks-on-chip through the selective non-concurrent testing of their communication channels. 12-17 - Muhammad Obaidullah, Gul N. Khan:
Optimal application mapping to 2D-mesh NoCs by using a tabu-based particle swarm methodology. 17-22 - Emmanuel Ofori-Attah, Michael Opoku Agyeman:
A survey of low power NoC design techniques. 22-27 - Fernando Pereñíguez-Garcia, José L. Abellán:
Secure communications in wireless network-on-chips. 27-32 - Yong Hu, Daniel Müller-Gritschneder, Ulf Schlichtmann:
Model-based framework for networks-on-chip design space exploration. 32-35 - Benoît Dupont de Dinechin, Amaury Graillat:
Network-on-chip service guarantees on the kalray MPPA-256 bostan processor. 35-40
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2024-11-21 20:33 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
