"Software-defined board- and chip-level optical interconnects for ..."

Nikos Pleros et al. (2017)

> Home

Details and statistics

DOI: 10.1145/3073763.3073776

access: closed

type: Conference or Workshop Paper

metadata version: 2020-05-20

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/hipeac/PlerosTAVKS17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/hipeac/PlerosTAVKS17
Nikos Pleros, Nikos Terzenidis, Theoni Alexoudi, K. Vyrsokinos, George T. Kanellos, Dimitris Syrivelis:
Software-defined board- and chip-level optical interconnects for multi-socket communication and disaggregated computing. AISTECS@HiPEAC 2017: 6-7

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.