default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCID4th ESTImedia 2006: Seoul, Korea
- Soonhoi Ha, Samarjit Chakraborty:
Proceedings of the 2006 4th Workshop on Embedded Systems for Real-Time Multimedia, ESTIMedia 2006, October 26-27, 2006, Seoul, Korea, conjunction with CODES+ISSS 2006. IEEE Computer Society 2006, ISBN 0-7803-9783-5
Algorithm Adaptation for Efficient Implementation
- Jisu Kim, Hyuk-Jae Lee, Tae-Ho Lee, Myungje Cho, Jae-Beom Lee:
Hardware/Software Partitioned Implementation of Real-time Object-oriented Camera for Arbitrary-shaped MPEG-4 Contents. 7-12 - Shu Shi, Feng Liu, Xu Cheng:
A Low Complexity MPEG Video Decoder with Arbitrary Downscaling Capability. 13-18
Design Methodology for Multimedia Architectures
- Nikolas Kroupis, Stylianos Mamagkakis, Dimitrios Soudris
:
An Estimation Methodology for Designing Instruction Cache Memory of Embedded Systems. 21-26 - Mark Thompson, Andy D. Pimentel, Simon Polstra, Cagkan Erbas:
A Mixed-level Co-simulation Method for System-level Design Space Exploration. 27-32 - Akash Kumar, Bart Mesman, Bart D. Theelen, Henk Corporaal, Yajun Ha:
Resource Manager for Non-preemptive Heterogeneous Multiprocessor System-on-chip. 33-38
Power Optimization and Energy Characterization
- Kyungsoo Lee, Youngjin Cho, Naehyuck Chang:
High-Level Power Management of Audio Power Amplifiers for Portable Multimedia Applications. 41-46 - Radu Cornea, Alex Nicolau, Nikil D. Dutt:
Annotation Based Multimedia Streaming Over Wireless Networks. 47-52 - Chanmin Park, Hyunhee Kim, Jihong Kim:
A Low-Power Implementation of 3D Graphics System for Embedded Mobile Systems. 53-58 - Donghoon Lee, Tohru Ishihara, Masanori Muroyama, Hiroto Yasuura, Farzan Fallah:
An Energy Characterization Framework for Software-Based Embedded Systems. 59-64
Multimedia Architectures
- Ahmed Abdelkhalek, Tarek S. Abdelrahman:
Locality management using multiple SPMs on the Multi-Level Computing Architecture. 67-72 - Yong-Kyu Jung:
A Hardware/Software Co-reconfigurable Multimedia Architecture. 73-78 - Giuseppe Ascia, Vincenzo Catania, Maurizio Palesi, Davide Patti:
Neighbors-on-Path: A New Selection Strategy for On-Chip Networks. 79-84
Design Case Studies
- Liu Feng, Guo Rui, Shi Shu, Cheng Xu:
HW/SW Co-Design and Implementation of Multi-Standard Video Decoding. 87-92 - Bart de Ruijsscher, Georgi Gaydadjiev, Jeroen Lichtenauer, Emile A. Hendriks:
FPGA accelerator for real-time skin segmentation. 93-97
Hardware and Interface Synthesis
- Scott Fischaber, John McAllister, Roger F. Woods, E. Malins:
Muir Hardware Synthesis for Multimedia Applications. 101-106 - Tomas Henriksson, Pieter van der Wolf:
TTL Hardware Interface: A High-Level Interface for Streaming Multiprocessor Architectures. 107-112
Embedded Software Techniques
- Heiko Falk, Martin Schwarzer:
Loop Nest Splitting for WCET-Optimization and Predictability Improvement. 115-120 - Heiko Falk, Paul Lokuciejewski, Henrik Theiling:
Design of a WCET-Aware C Compiler. 121-126 - Sankalita Saha, Shuvra S. Bhattacharyya, Wayne H. Wolf:
A Communication Interface for Multiprocessor Signal Processing Systems. 127-132 - Heiko Falk, Jens Wagner, André Schaefer:
Use of a Bit-true Data Flow Analysis for Processor-Specific Source Code Optimization. 133-138
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2025-02-02 22:33 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
