default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCID8. CHES 2006: Yokohama, Japan
- Louis Goubin, Mitsuru Matsui:
Cryptographic Hardware and Embedded Systems - CHES 2006, 8th International Workshop, Yokohama, Japan, October 10-13, 2006, Proceedings. Lecture Notes in Computer Science 4249, Springer 2006, ISBN 3-540-46559-6
Side Channels I
- Cédric Archambeau, Eric Peeters, François-Xavier Standaert
, Jean-Jacques Quisquater:
Template Attacks in Principal Subspaces. 1-14 - Benedikt Gierlichs, Kerstin Lemke-Rust, Christof Paar:
Templates vs. Stochastic Methods. 15-29 - François-Xavier Standaert, Eric Peeters, Cédric Archambeau, Jean-Jacques Quisquater:
Towards Security Limits in Side-Channel Attacks. 30-45
Low Resources
- Deukjo Hong, Jaechul Sung, Seokhie Hong, Jongin Lim, Sangjin Lee, Bonseok Koo, Changhoon Lee, Donghoon Chang, Jesang Lee, Kitae Jeong, Hyun Kim, Jongsung Kim, Seongtaek Chee:
HIGHT: A New Block Cipher Suitable for Low-Resource Device. 46-59
Invited Talk I
- Kazumaro Aoki:
Integer Factoring Utilizing PC Cluster. 60
Hardware Attacks and Countermeasures I
- Sergei P. Skorobogatov:
Optically Enhanced Position-Locked Power Analysis. 61-75 - Stefan Mangard, Kai Schramm:
Pinpointing the Side-Channel Leakage of Masked AES Hardware Implementations. 76-90 - Amir Moradi, Mohammad T. Manzuri Shalmani, Mahmoud Salmasizadeh:
A Generalized Method of Differential Fault Attack Against AES Cryptosystem. 91-100
Special Purpose Hardware
- Sandeep S. Kumar, Christof Paar, Jan Pelzl, Gerd Pfeiffer, Manfred Schimmler:
Breaking Ciphers with COPACOBANA - A Cost-Optimized Parallel Code Breaker. 101-118 - Kris Gaj, Soonhak Kwon, Patrick Baier, Paul Kohlbrenner, Hoang Le, Mohammed Khaleeluddin, Ramakrishna Bachimanchi:
Implementing the Elliptic Curve Method of Factoring in Reconfigurable Hardware. 119-133
Efficient Algorithms for Embedded Processors
- Michael Scott, Neil Costigan, Wesam Abdulwahab:
Implementing Cryptographic Pairings on Smartcards. 134-147 - Toru Akishita, Masanobu Katagi, Izuru Kitamura:
SPA-Resistant Scalar Multiplication on Hyperelliptic Curve Cryptosystems Combining Divisor Decomposition Technique and Joint Regular Form. 148-159 - Marc Joye, Pascal Paillier:
Fast Generation of Prime Numbers on Portable Devices: An Update. 160-173
Side Channels II
- Thanh-Ha Le, Jessy Clédière, Cécile Canovas, Bruno Robisson, Christine Servière, Jean-Louis Lacoume:
A Proposition for Correlation Power Analysis Enhancement. 174-186 - Naofumi Homma, Sei Nagashima, Yuichi Imai, Takafumi Aoki, Akashi Satoh:
High-Resolution Side-Channel Attack Using Phase-Based Waveform Matching. 187-200 - Joseph Bonneau, Ilya Mironov:
Cache-Collision Timing Attacks Against AES. 201-215 - Emmanuel Prouff, Christophe Giraud, Sébastien Aumônier:
Provably Secure S-Box Implementation Based on Fourier Transform. 216-230
Invited Talk II
- Ari Juels:
The Outer Limits of RFID Security. 231
Hardware Attacks and Countermeasures II
- Marco Bucci, Luca Giancane, Raimondo Luzzi, Alessandro Trifiletti:
Three-Phase Dual-Rail Pre-charge Logic. 232-241 - Zhimin Chen, Yujie Zhou:
Dual-Rail Random Switching Logic: A Countermeasure to Reduce Side Channel Leakage. 242-254 - Daisuke Suzuki, Minoru Saeki:
Security Evaluation of DPA Countermeasures Using Dual-Rail Pre-charge Logic Style. 255-269
Efficient Hardware I
- Stefan Tillich, Johann Großschädl:
Instruction Set Extensions for Efficient AES Implementation on 32-bit Processors. 270-284 - Massoud Masoumi, Farshid Raissi, Mahmoud Ahmadian:
NanoCMOS-Molecular Realization of Rijndael. 285-297 - Ricardo Chaves, Georgi Kuzmanov, Leonel Sousa, Stamatis Vassiliadis:
Improving SHA-2 Hardware Implementations. 298-310
Trusted Computing
- Eric Simpson, Patrick Schaumont:
Offline Hardware/Software Authentication for Reconfigurable Platforms. 311-323
Side Channels III
- Eric Brier, Benoît Chevallier-Mames, Mathieu Ciet, Christophe Clavier:
Why One Should Also Secure RSA Public Key Elements. 324-338 - Pierre-Alain Fouque, Sébastien Kunz-Jacques, Gwenaëlle Martinet, Frédéric Muller, Frédéric Valette:
Power Attack on Small RSA Public Exponent. 339-353 - Douglas Stebila, Nicolas Thériault:
Unified Point Addition Formulæ and Side-Channel Attacks. 354-368
Hardware Attacks and Countermeasures III
- Pim Tuyls, Geert Jan Schrijen, Boris Skoric, Jan van Geloven, Nynke Verhaegh, Rob Wolters:
Read-Proof Hardware from Protective Coatings. 369-383 - G. Fraidy Bouesse, Gilles Sicard, Marc Renaudin:
Path Swapping Method to Improve DPA Resistance of Quasi Delay Insensitive Asynchronous Circuits. 384-398 - Konrad J. Kulikowski, Alexander B. Smirnov, Alexander Taubin:
Automated Design of Cryptographic Devices Resistant to Multiple Side-Channel Attacks. 399-413
Invited Talk III
- Ahmad-Reza Sadeghi:
Challenges for Trusted Computing. 414
Efficient Hardware II
- Kazuo Sakiyama, Lejla Batina, Bart Preneel, Ingrid Verbauwhede:
Superscalar Coprocessor for High-Speed Curve-Based Cryptography. 415-429 - Manuel Koschuch, Joachim Lechner, Andreas Weitzer, Johann Großschädl, Alexander Szekely, Stefan Tillich, Johannes Wolkerstorfer:
Hardware/Software Co-design of Elliptic Curve Cryptography on an 8051 Microcontroller. 430-444 - Vassil S. Dimitrov, Kimmo U. Järvinen, Michael J. Jacobson Jr., W. F. Chan, Zhun Huang:
FPGA Implementation of Point Multiplication on Koblitz Curves Using Kleinian Integers. 445-459
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2025-01-21 20:22 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
