"Formal sequential equivalence checking of digital systems by symbolic ..."

Gerd Ritter (2001)

> Home

Details and statistics

DOI: —

access: open

type: Book or Thesis

metadata version: 2021-07-17

- view
  - electronic edition @ tu-darmstadt.de (open access)
  - electronic edition @ nbn-resolving.org
  authority control:
- export record
  dblp key:
  - phd/dnb/Ritter01
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/phd/dnb/Ritter01
Gerd Ritter:
Formal sequential equivalence checking of digital systems by symbolic simulation. Darmstadt University of Technology, Germany, 2001, pp. 1-156

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.