"Using Multithreaded Techniques to Mask Memory Latency on FPGA Accelerators."

Robert J. Halstead (2015)

> Home

Details and statistics

DOI: —

access: closed

type: Book or Thesis

metadata version: 2017-05-11

- view
  - electronic edition @ escholarship.org
  - electronic edition @ n2t.net
  authority control:
- export record
  dblp key:
  - phd/basesearch/Halstead15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/phd/basesearch/Halstead15
Robert J. Halstead:
Using Multithreaded Techniques to Mask Memory Latency on FPGA Accelerators. University of California, Riverside, USA, 2015

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.