"Low Power Consuming 1 KB (32 × 32) Memory Array Using Compact 7T ..."

Shalini Singh, Shyam Akashe (2017)

> Home

Details and statistics

DOI: 10.1007/S11277-017-4226-Z

access: closed

type: Journal Article

metadata version: 2023-09-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/wpc/SinghA17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/wpc/SinghA17
Shalini Singh, Shyam Akashe:
Low Power Consuming 1 KB (32 × 32) Memory Array Using Compact 7T SRAM Cell. Wirel. Pers. Commun. 96(1): 1099-1109 (2017)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.