"Scheme for Reducing the Storage Requirements of FFT Twiddle Factors on FPGAs."

T. Sansaloni et al. (2007)

> Home

Details and statistics

DOI: 10.1007/S11265-007-0055-8

access: closed

type: Journal Article

metadata version: 2020-05-20

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/vlsisp/SansaloniPTV07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/vlsisp/SansaloniPTV07
T. Sansaloni, A. Perez-Pascual, Vicente Torres-Carot, Javier Valls:
Scheme for Reducing the Storage Requirements of FFT Twiddle Factors on FPGAs. J. VLSI Signal Process. 47(2): 183-187 (2007)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.