"Design Space Exploration of Distributed Loop Buffer Architectures with ..."

Antonio Artés et al. (2013)

> Home

Details and statistics

DOI: 10.1007/S11265-013-0749-Z

access: closed

type: Journal Article

metadata version: 2022-10-02

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/vlsisp/ArtesFARC13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/vlsisp/ArtesFARC13
Antonio Artés, Robert Fasthuber, José Luis Ayala, Praveen Raghavan, Francky Catthoor:
Design Space Exploration of Distributed Loop Buffer Architectures with Incompatible Loop-Nest Organisations in Embedded Systems. J. Signal Process. Syst. 72(1): 69-85 (2013)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.