"A Novel Path Delay Fault Simulator Using Binary Logic."

Ananta K. Majhi, James Jacob, Lalit M. Patnaik (1996)

> Home

Details and statistics

DOI: 10.1155/1996/25839

access: open

type: Journal Article

metadata version: 2022-11-07

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - journals/vlsi/MajhiJP96
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/vlsi/MajhiJP96
Ananta K. Majhi, James Jacob, Lalit M. Patnaik:
A Novel Path Delay Fault Simulator Using Binary Logic. VLSI Design 4(3): 167-179 (1996)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.