"A 5-Gb/s Automatic Sub-Bit Between-Pair Skew Compensator for Parallel Data ..."

Yuxiang Zheng et al. (2013)

> Home

Details and statistics

DOI: 10.1109/TVLSI.2012.2232319

access: closed

type: Journal Article

metadata version: 2020-03-11

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tvlsi/ZhengLPML13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tvlsi/ZhengLPML13
Yuxiang Zheng, Jin Liu, Robert Payne, Mark Morgan, Hoi Lee:
A 5-Gb/s Automatic Sub-Bit Between-Pair Skew Compensator for Parallel Data Communications in 0.13-µm CMOS. IEEE Trans. Very Large Scale Integr. Syst. 21(12): 2274-2285 (2013)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.