"Nonvolatile Latch Designs With Node-Upset Tolerance and Recovery Using ..."

Aibin Yan et al. (2024)

> Home

Details and statistics

DOI: 10.1109/TVLSI.2023.3323562

access: closed

type: Journal Article

metadata version: 2024-01-13

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tvlsi/YanWCHNGW24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tvlsi/YanWCHNGW24
Aibin Yan, Litao Wang, Jie Cui, Zhengfeng Huang, Tianming Ni, Patrick Girard, Xiaoqing Wen:
Nonvolatile Latch Designs With Node-Upset Tolerance and Recovery Using Magnetic Tunnel Junctions and CMOS. IEEE Trans. Very Large Scale Integr. Syst. 32(1): 116-127 (2024)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.