"A 4-kB 500-MHz 4-T CMOS SRAM using low-VTHN bitline drivers and ..."

Chua-Chin Wang et al. (2004)

> Home

Details and statistics

DOI: 10.1109/TVLSI.2004.833669

access: closed

type: Journal Article

metadata version: 2020-03-11

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tvlsi/WangTLH04
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tvlsi/WangTLH04
Chua-Chin Wang, Yih-Long Tseng, Hon-Yuan Leo, Ron Hu:
A 4-kB 500-MHz 4-T CMOS SRAM using low-V_THN bitline drivers and high-V_THP latches. IEEE Trans. Very Large Scale Integr. Syst. 12(9): 901-909 (2004)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.