"Vulnerability Analysis of Trivium FPGA Implementations."

Francisco Eugenio Potestad-Ordóñez, Carlos Jesús Jiménez-Fernández, Manuel Valencia-Barrero (2017)

> Home

Details and statistics

DOI: 10.1109/TVLSI.2017.2751151

access: closed

type: Journal Article

metadata version: 2020-12-31

- view
  authority control:
- export record
  dblp key:
  - journals/tvlsi/Potestad-Ordonez17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tvlsi/Potestad-Ordonez17
Francisco Eugenio Potestad-Ordóñez, Carlos Jesús Jiménez-Fernández, Manuel Valencia-Barrero:
Vulnerability Analysis of Trivium FPGA Implementations. IEEE Trans. Very Large Scale Integr. Syst. 25(12): 3380-3389 (2017)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.